Is there now a established standard procedure for annealing Si devices following electron-beam lithography (e.g., 100 keV) to remove charged and neutral interface traps? I read about this years ago but I don't know the latest scoops.
Not sure if this is the territory of trade secrets...