QUOTE (guiding_light+May 9 2008, 04:48 AM)
Many materials are prone to damage by etching, such as low-k dielectrics and ferroelectric materials. These materials, if absolutely necessary, probably should not be etched but deposited, but that would open up other questions and issues. For example, the dual-damascene process flow would have to be overturned possibly.
Also need to consider metal oxidation during dielectric etching.
QUOTE (guiding_light+May 9 2008, 04:48 AM)
But interconnect RC delay is only increasing as pitch decreases, roughly proportional to inverse squared pitch. That should be considered the most fundamental limiter to blind scaling.
Yes that's true.
PhysOrg scientific forums are totally dedicated to science, physics, and technology. Besides topical forums such as nanotechnology, quantum physics, silicon and III-V technology, applied physics, materials, space and others, you can also join our news and publications discussions. We also provide an off-topic forum category. If you need specific help on a scientific problem or have a question related to physics or technology, visit the PhysOrg Forums. Here you’ll find experts from various fields online every day.
To quit out of "lo-fi" mode and return to the regular forums, please click
here.